Electronic design automation

Results: 1598



#Item
651Formal methods / Hardware verification languages / Property Specification Language / Accellera / Technical communication / Verilog / Specification / Functional verification / Functional specification / Electronic design automation / Electronic engineering / Hardware description languages

Property Specification Language Reference Manual Version 1.1 June 9, 2004

Add to Reading List

Source URL: www.eda-stds.org

Language: English - Date: 2004-06-29 00:18:58
652Integrated circuits / Electronic design / Parasitic extraction / Signoff / Standard cell / Application-specific integrated circuit / Electromagnetic field solver / Cadence Design Systems / Signal integrity / Electronic engineering / Electronics / Electronic design automation

Quantus QRC Extraction Solution Next-generation tool with 5X better performance and scalability, best-in-class accuracy, and in-design and signoff parasitic extraction Cadence® Quantus™ QRC Extraction Solution is a

Add to Reading List

Source URL: www.cadence.com

Language: English - Date: 2014-07-28 13:15:35
653Electronic design / Field-programmable gate array / Internet protocol suite / Embedded system / Complex programmable logic device / Internet Protocol / Computer / Transmission Control Protocol / Application-specific integrated circuit / Electronic engineering / Electronics / Electronic design automation

Microsoft Word - DSCE.doc

Add to Reading List

Source URL: www.sreenidhi.edu.in

Language: English - Date: 2009-10-13 04:11:03
654Floorplan / Technical drawing / Floor plan / Electronics / Electrical engineering / Visual arts / Combinatorial optimization / Electronic design automation / Electronic engineering

Microsoft Word - NAVIGATIONAL TOOLS.doc

Add to Reading List

Source URL: www.aapm.org

Language: English - Date: 2008-02-01 10:20:46
655Integrated circuits / Network On Chip / Embedded system / Post-silicon validation / Debugging / Design Automation Conference / Electronic engineering / Electronics / Electronic design automation

Call for Papers DSNOC’10 DAC Colocated Workshop on Diagnostic Services in Network-on-Chips – 4th Edition

Add to Reading List

Source URL: www2.dac.com

Language: English - Date: 2009-12-22 15:54:58
656Mathematics / Boolean algebra / Boolean satisfiability problem / Electronic design automation / Local consistency / Theoretical computer science / Constraint programming / Applied mathematics

The Satis ability Constraint Gap Ian P. Gent Toby Walsh Department of AI Mechanized Reasoning Group University of Edinburgh IRST, Loc. Pante di Povo, Trento &

Add to Reading List

Source URL: www.cse.unsw.edu.au

Language: English - Date: 2013-07-29 02:03:59
657Switches / Electronic design automation / Crossbar switch / Network On Chip / Routing / MOSFET / Nonblocking minimal spanning switch / Crossbar latch / Electronic engineering / Electrical engineering / Electronics

Novel Design of Three-Dimensional Crossbar for Future Network on Chip based on Post-Silicon Devices Kumiko Nomura Keiko Abe, Shinobu Fujita André DeHon

Add to Reading List

Source URL: ic.ese.upenn.edu

Language: English - Date: 2008-07-09 11:47:18
658Design for testing / Built-in self-test / Automatic test pattern generation / High-level synthesis / Digital electronics / Electronic engineering / Electronic design automation / Design

BIST Hardware Synthesis for RTL Data Paths Based on Test Compatibility Classes Nicola Nicolici, Bashir M. Al-Hashimi, Andrew D. Brown, and Alan C. Williams Nicola Nicolici Bashir M. Al-Hashimi Andrew D. Brown

Add to Reading List

Source URL: eprints.soton.ac.uk

Language: English - Date: 2009-12-08 11:04:34
659Integrated circuits / Placement / Physical design / Timing closure / Power optimization / Integrated circuit design / Standard cell / ARM architecture / Cadence Design Systems / Electronic engineering / Electronics / Electronic design automation

Pushing the Performance Boundaries of ARM Cortex-M Processors for Future Embedded Design By Ravi Andrew and Madhuparna Datta, Cadence Design Systems One of the toughest challenges in the implementation of any processors

Add to Reading List

Source URL: www.cadence.com

Language: English - Date: 2014-10-22 13:27:53
UPDATE